IN THE UNITED STATES PATENT OFFICE

Robert Yin et al.

Xilinx, Inc.

Title:

"Method and System for Controlling Default Values

of Flip-Flops in PGA/ASIC-Based Designs"

Serial No.:

10/082,630

File Date:

February 22, 2002

Examiner:

Unknown

Art Unit:

2819

Docket No.:

X-1070 US

Conf. No.: 4447

RECEIVED

COMMISSIONER FOR PATENTS

P.O. BOX 1450

Alexandria, VA 22313-1450

JAN 2 2 2004

Technology Center 2100

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Dear Sir:

Pursuant to 37 C.F.R. 1.56, Applicants bring to the attention of the Examiner the One Hundred Seven (107) references listed in the attached Form PTO-1449. A copy of each is enclosed herein.

These references were cited in related U.S. patent applications. This Information Disclosure Statement is being filed under 37 CFR 1.97(b) prior to the receipt of a first office action.

Citation of the above documents shall not be construed as an admission that the documents are necessarily prior art with respect to Citation of the above documents shall not be the instant invention. construed as a representation that a search has been made other than as described above. Also, the citation of the above documents shall not be construed as an admission that the information cited herein is, or is considered to be, material to patentability as defined in §1.56(b).

Respectfully submitted,

Attorney for Applicants

Reg. No. 51,959

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. BOX 1450,

Alexandria, Virginia, 22313-1450/on January 16/12004.

Julie Matthews Name

Signature

JL: jam

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

of Sheet

Com	plete if Known			
Application / C nf. N .	10/082,630 / 4447			
Filing Dat	February 22, 2002			
First Named Invent r	Robert Yin			
Art Unit	2819			
Examiner Name	Unknown			
Attorney Docket Number	X-1070 US			

			U.S. PATENT	DOCUMENTS	
Examiner Initials *	Cite No.1	Document Number Number - Kind Code (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		US- 4,758,985	07-19-88	Carter	Tigues appear
		US- 5,142,625	08-25-92	Nakai	
		US- 4,855,669	08-08-89	Mahoney	0=1/5
		US- 34,363	08-31-93	Freeman	RECEIVEL
		US- 5,072,418	12-10-91	Boutaud et al.	
		US- 5,274,570	12-28-93	Izumi et al.	JAN 2 2 2004
	***************************************	US- 5,550,782	08-27-96	Cliff et al.	,
		US- 5,347,181	09-13-94	Ashby et al.	Technology Center 21
	***************************************	US- 5,339,262	08-16-94	Rostoker et al.	
	***************************************	US- 5,311,114	05-10-94	Sambamurthy et al.	
	***************************************	US- 5,504,738	04-02-96	Sambamurthy et al.	- ñ
·		US- 5,552,722	09-03-96	Kean	RECOVER OF THE PROPERTY OF THE
	***************************************	US- 6,467,009	10-15-02	Winegarden et al.	
	***************************************	US- 5,914,616	06-22-99	Young et al.	2 7
	***************************************	US- 5,457,410	10-10-95	Ting	12 70 6
		US- 5,740,404	04-14-98	Baji	ا ہے ہے
		US- 5,581,745	12-03-96	Muraoka	2003 2003
ĺ		US- 5,742,179	04-21-98	Sasaki	ER
i		US- 5,600,845	02-04-97	Gilson	,280°
		US- 5,574,930	11-12-96	Halverson Jr., et al.	9

	FOREIGN PATENT DOCUMENTS							
Examiner	Cite	Foreign Patent Document	Publication Date	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages	T 6		
Initials *	No.'	Country Code ³ -Number ⁴ -Kind Code ³ (if known)	MM-DD-YYYY	Applicant of Cited Document	or Relevant Figures Appear	T.		
		EP 0315275 A2 ~	10-05-89	LSI Logic				
		WO 93 25968 A1	12-23-93	Furtek				
		EP 0 905 906 A2 —	03-31-99	Lucent				
		EP 1 235 351 A1 —	08-28-02	Matsushita Electric				
<u></u>						_		
						-		
	ļ							
	 							

Examiner Signature	Date Considered	

^{*}EXAMINER: Initial If reference considered, whether or not citation is In conformance with MPEP 609. Draw line through citation If not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² See Kinds of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁵ For Japanese patent documents, the Indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as Indicated on the document under WIPO Standard ST. 16 if possible. ⁵ Applicant is to place a check mark here if English language Translation is attached.

collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Con	npiete it Known			1
Application / Conf. N .	10/082,630	- /	4447	
Filing Dat	February 22	2002	CEI	ΔH
First Named Inventor	Robert Yin	U & 7	<u> </u>	
Art Unit	2819	1/2	N 2 2	200
Examiner Name	Unknown			

Technology Center 2100 Attorney Docket Number X-1070 US of Sheet OTHER -- NON PATENT LITERATURE DOCUMENTS Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book magazine journal serial symposium catalog etc.), data page(s), volume-issue number(s) Examiner Cite

Initials *	No.1	publisher, city and/or country where published.	
	/	SAYFE KIAEI et al., "VLSI DESIGN OF DYNAMICALLY RECONFIGURABLE ARRAY PROCESSOR-DRAP," IEEE, February 1989, pp. 2484-2488, V3.6, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
	\	VASON P. SRINI, "FIELD PROGRAMMABLE GATE ARRAY (FPGA) IMPLEMENTATION OF DIGITAL SYSTEMS: AN ALTERNATIVE TO ASIC," IEEE, May 1991, pp. 309-314, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
	/	G. MAKI et al., "A RECONFIGURABLE DATA PATH PROCESSOR," IEEE, August 1991, pp. 18-4.1 to 18-4.4, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
	/	JACOB DAVIDSON, "FPGA IMPLEMENTATION OF RECONFIGURABLE MICROPROCESSOR," IEEE, March 1993, pp. 3.2.1 - 3.2.4, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
	/	CHRISTIAN ISELI et al., "BEYOND SUPERSCALER USING FPGA's," IEEE, April 1993, pp. 486-490, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
	/	P.C. FRENCH et al., "A SELF-RECONFIGURING PROCESSOR,"; IEEE, July 1993, pp. 50-59, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
	/	Christian Iseli et al., "SPYDER: A RECONFIGURABLE VLIW PROCESSOR USING FPGA's," IEEE, July 1993, pp. 17-24, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
	/	MICHAEL I. WIRTHLIN et al., "THE NANO PROCESSOR: A LOW RESOURCE RECONFIGURABLE PROCESSOR," IEEE, February 1994, pp. 23-30, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
	/	WILLIAM S. CARTER, "THE FUTURE OF PROGRAMMABLE LOGIC and ITS IMPACT ON DIGITAL SYSTEM DESIGN," April 1994, IEEE, pp. 10-16, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
	/	ANDRE' DEHON, "DPGA-COUPLED MICROPROCESSORS: COMMODITY ICs FOR THE EARLY 21ST CENTURY,"IEEE, February 1994, pp. 31 - 39, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	
		ÓSAMA T. ALBAHARNA, "AREA & TIME LIMITATIONS OF FPGA-BASED VIRTUAL HARDWARE," IEEE, April 1994, pp. 184 - 189, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	

Examiner Signature	Date Considered	

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

^{&#}x27;Applicant's unique citation designation number. 2 Applicant is to place a check mark here if English language Translation is attached.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number

Substitute for form 1449A/PTO

& TRADE

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 3 of 7

Complete if Known						
Applicati n/C nf. No.	10/082,630 / 4447					
Filing Dat	February 22, 2002					
First Named Inventor	Robert Yin					
Art Unit	2819					
Examiner Name	Unknown					
Attorney Docket Number	X-1070 US					

			U.S. PATENT	DOCUMENTS	
Examiner Initials *	Cite No.1	Document Number Number - Kind Code (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
Time.co		US- 5,473,267	12-05-95	Stansfield	
		US- 5,742,180	04-21-98	DeHon et al.	
		US- 5,737,631	04-07-98	Trimberger	
		US- 5,748,979	05-05-98	Trimberger	DEOCU/CD
		US- 6,578,174	06-10-03	Zizzo	RECEIVED
		US- 6,026,481	02-15-00	New et al.	
	***************************************	US- 5,705,938	01-06-98	Kean	JAN 2 2 2004
		US- 5,500,943	03-19-96	Ho et al.	
		US- 6,483,342	11-19-02	Britton et al.	Technology Center 2100
	***************************************	US- 5,809,517	09-15-98	Shimura	
		US- 5,543,640	08-06-96	Sutherland et al.	
		US- 5,574,942	11-12-96	Colwell et al.	
		US- 6,604,228	08-05-03	Patel et al.	1
		US- 5,933,023	08-03-99	Young	
		US- 10/043,769	01-09-02	Schulz	
	***************************************	US- 6,389,558	05-14-02	Herrmann et al.	
	***************************************	US- 5,732,250	03-24-98	Bates et al.	
		US- 5,889,788	03-30-99	Pressly et al.	
	Marindunistikus	US- 5,874,834	02-23-99	New	
		US- 5,835,405	11-10-98	Tsui et al.	

	FOREIGN PATENT DOCUMENTS							
Examiner	Cite	Foreign Patent Document	Publication Date	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages	T 6		
Initials *		MM-DD-YYYY	Applicant of Cited Document	or Relevant Figures Appear	1,			
						╢		
						_		
						-		
						-		
	 -							

Examiner Signature	Date Considered	•
-----------------------	--------------------	---

^{*}EXAMINER: Initial if reference considered, whether or not citation Is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

^{&#}x27;Applicant's unique citation designation number (optional). 'See Kinds of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. 'Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). 'For Japanese patent documents, the Indication of the year of the reign of the Emperor must precede the serial number of the patent document. 'Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. 'Applicant is to place a check mark here if English language Translation is attached.

PTO/SB/08A (10-01)

Approved for use through 10/31/2002. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE ollection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

Sheet

Signature

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

of

(use as many sheets as necessary)

Complete if Known						
Applicati n/C nf. N .	10/082,630	/ 4447				
Filing Date	February 2	2, 2002				
First Named Inventor	Robert Yin	DECEI/I				
Art Unit	2819	TEOFIA				
Examiner Name	Unknown	IAN 2 2 200				
Attorney Docket Number	V 1070 I IC	JAN LOU				

Examiner Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), bitle of the item (book, magazine, journal, serial, sympostum, catalog, etc.), date, page(s), volume-issue numbor(s), publisher, city and/or country where published. XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124. XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-109 to 2-117, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124. XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-9 to 2-18; 2-187 to 2-199, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124. XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-9 to 2-18; 2-187 to 2-199, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124. XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-107 to 2-108, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124. CHRISTIAN ISELL et al., "AC++ COMPILER FOR FPGA CUSTOM EXECUTION UNITS SYNTHESIS," 1995, pp. 173-179, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 INTERNATIONAL BUSINESS MACHINES, "POWERPC 405 EMBEDDED PROCESSOR CORE USER MANUAL." 1996, 5TH Ed., pp. 1-1 TO X-16, International Business Machines, 1580 Rout 52, Bidg. 504, Hopewell Junction, NY 12533-6531. YAMIN Litetal, "AIZUP-A PIPELINED PROCESSOR DESIGN & IMPLEMENTATION ON XILINX FPGA CHIP," IEEE, September 1996, pp 98-106, 98-106, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 RALPH D. WITTIG et al., "ONECHIP: AN FPGA PROCESSOR WITH RECONFIGURABLE LOGIC, April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124	nter	тs Technology Ce		
XILINX, INC. "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-109 to 2-117, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124. XILINX, INC. "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-9 to 2-18; 2-187 to 2-199, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124. XILINX, INC. "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-107 to 2-108, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124. CHRISTIAN ISELI et al., "AC++ COMPILER FOR FPGA CUSTOM EXECUTION UNITS SYNTHESIS," 1995, pp. 173-179, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 INTERNATIONAL BUSINESS MACHINES, "POWERPC 405 EMBEDDED PROCESSOR CORE USER MANUAL," 1996, 57H Ed., pp. 1-1 TO X-16, International Business Machines, 1580 Rout 52, Bldg, 504, Hopewell Junction, NY 12533-6531. YAMIN LL et al., "AIZUP-A PIPELINED PROCESSOR DESIGN & IMPLEMENTATION ON XILINX FPGA CHIP". IEEE, September 1996, pp 98-106, 98-106, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 RALPH D. WITTIG et al., "ONECHIP: AN FPGA PROCESSOR WITH RECONFIGURABLE LOGIC, April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 WILLIAM B. ANDREW et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES FPGA & ASIC CIRC UTTRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997	T²	ropriate), title of the ime-issue number(s),		
XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-9 to 2-18; 2-187 to 2-199, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124. XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-107 to 2-108, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124. CHRISTIAN ISELI et al., "AC++ COMPILER FOR FPGA CUSTOM EXECUTION UNITS SYNTHESIS," 1995, pp. 173-179, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 INTERNATIONAL BUSINESS MACHINES, "POWERPC 405 EMBEDDED PROCESSOR CORE USER MANUAL," 1996, 5TH Ed., pp. 1-1 TO X-16, International Business Machines, 1580 Rout 52, Bldg. 504, Hopewell Junction, NY 12533-6531. YAMIN LI et al., "AIZUP-A PIPELINED PROCESSOR DESIGN & IMPLEMENTATION ON XILINX FFCA CHIP" IEEE, September 1996, pp 98-106, 98-106, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 RALPH D., WITTIG et al., "ONECHIP: AN FPGA PROCESSOR WITH RECONFIGURABLE LOGIC, April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 WILLIAM B. ANDREW et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES FPGA & ASIC CIRCUITRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997		evised 1995, Xilinx, Inc., 2100	/	
XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, pp 2-107 to 2-108, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124. CHRISTIAN ISELI et al., "AC++ COMPILER FOR FPGA CUSTOM EXECUTION UNITS SYNTHESIS," 1995, pp. 173-179, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 INTERNATIONAL BUSINESS MACHINES, "POWERPC 405 EMBEDDED PROCESSOR CORE USER MANUAL" 1996, 5TH Ed., pp. 1-1 TO X-16, International Business Machines, 1580 Rout 52, Bldg. 504, Hopewell Junction, NY 12533-6531. YAMIN LI et al., "AIZUP-A PIPELINED PROCESSOR DESIGN & IMPLEMENTATION ON XILINX FPGA CHIP," IEEE, September 1996, pp 98-106, 98-106, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 RALPH D. WITTIG et al., "ONECHIP: AN FPGA PROCESSOR WITH RECONFIGURABLE LOGIC, April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, Xillinx, Inc., 2100 Logic Drive, San Jose, CA 95124 WILLIAM B. ANDREW et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES PFGA & ASIC CIRCUITRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997		evised 1995, pp 2-109 to 2-117,		
CHRISTIAN ISELI et al., "AC++ COMPILER FOR FPGA CUSTOM EXECUTION UNITS SYNTHESIS," 1995, pp. 173-179, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 INTERNATIONAL BUSINESS MACHINES, "POWERPC 405 EMBEDDED PROCESSOR CORE USER MANUAL," 1996, 5TH Ed., pp. 1-1 TO X-16, International Business Machines, 1580 Rout 52, Bldg. 504, Hopewell Junction, NY 12533-6531. YAMIN LI et al., "AIZUP-A PIPELINED PROCESSOR DESIGN & IMPLEMENTATION ON XILINX FPGA CHIP," IEEE, September 1996, pp 98-106, 98-106, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 RALPH D. WITTIG et al., "ONECHIP: AN FPGA PROCESSOR WITH RECONFIGURABLE LOGIC, April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, XIlinx, Inc., 2100 Logic Drive, San Jose, CA 95124 WILLIAM B. ANDREW et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES FPGA & ASIC CIRCUTTRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997		evised 1995, pp 2-9 to 2-18;	/	
INTERNATIONAL BUSINESS MACHINES, "POWERPC 405 EMBEDDED PROCESSOR CORE USER MANUAL," 1996, 5TH Ed., pp. 1-1 TO X-16, International Business Machines, 1580 Rout 52, Bldg. 504, Hopewell Junction, NY 12533-6531. YAMIN LI et al., "AIZUP-A PIPELINED PROCESSOR DESIGN & IMPLEMENTATION ON XILINX FPGA CHIP," IEEE, September 1996, pp 98-106, 98-106, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 RALPH D. WITTIG et al., "ONECHIP: AN FPGA PROCESSOR WITH RECONFIGURABLE LOGIC, April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 WILLIAM B. ANDREW et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES FPGA & ASIC CIRCUITRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997		evised 1995, pp 2-107 to 2-108,		
Hopewell Junction, NY 12533-6531. YAMIN LI et al., "AIZUP-A PIPELINED PROCESSOR DESIGN & IMPLEMENTATION ON XILINX FPGA CHIP," IEEE, September 1996, pp 98-106, 98-106, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 RALPH D. WITTIG et al., "ONECHIP: AN FPGA PROCESSOR WITH RECONFIGURABLE LOGIC, April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 WILLIAM B. ANDREW et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES FPGA & ASIC CIRCUITRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997		CUTION UNITS SYNTHESIS," -5997		
RALPH D. WITTIG et al., "ONECHIP: AN FPGA PROCESSOR WITH RECONFIGURABLE LOGIC, April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 WILLIAM B. ANDREW et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES FPGA & ASIC CIRCUITRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997		D PROCESSOR CORE USER ines, 1580 Rout 52, Bldg. 504,		
April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997 XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 WILLIAM B. ANDREW et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES FPGA & ASIC CIRCUITRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997		EMENTATION ON XILINX nue, 17th Floor, New York,		
3-50, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 WILLIAM B. ANDREW et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES FPGA & ASIC CIRCUITRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997		CONFIGURABLE LOGIC, NY 10016-5997	/	
York, NY 10016-5997		27, 1999, Ch. 3, pp 3-1 TO		
VILINIV DIG "THE DROCDAMMADIE LOCIC DATA BOOK " 2000 Ch. 2 mg 2 1 TO 2 117 Viliny		HIP WHICH COMBINES rk Avenue, 17th Floor, New		
XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 2000, Ch. 3 pp 3-1 TO 3-117, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124		h. 3 pp 3-1 TO 3-117, Xilinx,		

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Considered

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

^{&#}x27;Applicant's unique citation designation number. 2 Applicant is to place a check mark here if English language Translation is attached.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 5 of 7

Complete if Known					
Applicati n / C nf. No.	10/082,630 /	4447			
Filing Dat	February 22, 2002				
First Named Invent r	Robert Yin				
Art Unit	2819				
Examiner Name	Unknown				
Attorney Docket Number	X-1070 US				

	U.S. PATENT DOCUMENTS						
Examiner	Cite No.1	Document Number Number - Kind Code (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear		
		US- 6,011,407	01-04-00	New	Tigules Avideal		
		US- 6,172,990	01-09-01	Deb et al.			
	·	US- 10/001,871	11-19-01	Douglass et al.			
		US- 5,760,607	06-02-98	Leeds et al.	RECEIVED		
		US- 5,892,961	04-06-99	Trimberger	TEVELVE		
		US- 09/991,412	11-16-01	Herron et al.	JAN 2 2 2004		
		US- 09/991,410	11-16-01	Herron et al.	JAN-2-2-004		
	***************************************	US- 09/968,446	09-28-01	Douglass et al.	Tachadagu Conter 2100		
		US- 6,178,541	01-23-01	Joly et al.	Technology-Center 2100		
		US- 2003/0062922	04-03-03	Douglass et al.			
		US- 2001/0049813	12-06-01	Chan et al.			
		US- 5,914,902	06-22-99	Lawrence et al.			
	·	US- 6,510,548	01-21-03	Squires			
		US- 6,154,051	11-28-00	Nguyen et al.			
		US- 6,181,163	01-30-01	Agrawal et al.			
		US- 6,356,987	03-12-02	Aulas			
		US- 6,301,696	10-09-01	Lien et al.			
	************	US- 6,211,697	04-03-01	Lien et al.			
		US- 6,163,166	12-19-00	Bielby et al.			
		US- 6,272,451	08-07-01	Mason et al.			

Pages, Columns, Lines, Where Relevant Passages For Relevant
Formos Appear
- E 2 1
70
000

Examiner	Date
Signature	Considered

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). ² See Kinds of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³ Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁵ For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵ Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁴ Applicant is to place a check mark here if English language Translation is attached.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

of Sheet

Complete if Known				
Applicati n/Conf. N .	10/082,630 / 4447			
Filing Date	February 22, 2002			
First Nam d Inv nt r	Robert Yin			
Art Unit	2819			
Examiner Name	Unknown			
Attorney Docket Number	X-1070 US			

	OTHER NON PATENT LITERATURE DOCUMENTS					
Examiner Initials *	Cite No ⁻¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	Τ²			
		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 2000, Ch 3, pp 3-7 TO 3-17; 3-76 TO 3-87, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.				
	/	INTERNATIONAL BUSINESS MACHINES, "PROCESSOR LOCAL BUS" Architecture Specifications, 32-Bit Implementation, April 2000, First Edition, V2.9, pp. 1-76, IBM Corporation, Department H83A, P.O. Box 12195, Research Triangle Park, NC 27709				
		XILINX, INC., "VIRTEX II PLATFORM FPGA HANDBOOK, December 6, 2000, v1.1, pp 33-75, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.				
		RECEIVED				
		JAN ? 2 2004	<u> </u>			
		Technology Center 210	0			
į		REUL MER 2900				
		aluer c	NE			
		MTER 29				
			·			
Examir Signati		Date Considered				

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

^{&#}x27;Applicant's unique citation designation number. 2 Applicant is to place a check mark here if English language Translation is attached.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(use as many sheets as necessary)

Sheet 7 of 7

Complete if Known				
Applicati n / C nf. No.	10/082,630 / 4447			
Filing Date	February 22, 2002			
First Nam d Inventor	Robert Yin			
Art Unit	2819			
Examiner Name	Unknown			
Attorney Docket Number	X-1070 US			

			U.S. PATENI	DOCUMENTS	
Examiner Initials *	Cite No.'	Document Number Number - Kind Code (if known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		US- 6,519,753	02-11-03	Ang	
		US- 6,434,735	08-13-02	Watkins	
		US- 6,588,006	07-01-03	Watkins	
		US- 6,539,508	03-25-03	Patrie et al.	
	***************************************	US- 6,587,995	07-01-03	Duboc et al.	DEOCN/CD
<u> </u>		US- 6,242,945	06-05-01	New	RECEIVED
		US- 6,460,172	10-01-02	Insenser Farre et al.	
i		US- 6,353,331	03-05-02	Shimanek	JAN 2 2 2004
		US- 6,507,942	01-14-03	Calderone et al.	
		US- 6,518,787	02-11-03	Allegrucci et al.	Technology Center 210
	****************	US- 6,611,951	08-26-03	Tetelbaum et al.	
		US- 6,522,167	02-18-03	Ansari et al.	
		US- 6,532,572	03-11-03	Tetelbaum	
		US- 6,541,991	04-01-03	Horncheck et al.	
		US- 09/858,732	05-15-01	Schulz	
		US- 09/861,112	05-18-01	Dao et al.	
		US- 6,601,227	07-29-03	Trimberger	
i		US- 09/917,304	07-27-01	Douglass et al.	
		US-			
	***************************************	US-			

	FOREIGN PATENT DOCUMENTS					
Examiner	Cite	Foreign Patent Document	Publication Date	Name of Patentee or	Pages, Columns, Lines, Where Relevant Passages	т 6
Initials *	No.1	Country Code ³ -Number ⁴ -Kind Code ³ (if known)	MM-DD-YYYY	Applicant of Cited Document	or Relevant Figures Appear	ļΤ°

Examiner Signature	Date Considered	

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

^{&#}x27;Applicant's unique citation designation number (optional). See Kinds of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. Applicant is place a check mark here if English language Translation is attached.